

Our Docket No.: 51876P556
Express Mail No.: EV 339916480US

UTILITY APPLICATION FOR UNITED STATES PATENT
FOR
ANALOG DELAY LOCKED LOOP HAVING DUTY CYCLE CORRECTION CIRCUIT

Inventor(s):

Se-Jun Kim
Sang-Hoon Hong
Jae-Bum Ko

Blakely, Sokoloff, Taylor & Zafman LLP
12400 Wilshire Boulevard, 7th Floor
Los Angeles, CA 90025
Telephone: (310) 207-3800

ANALOG DELAY LOCKED LOOP HAVING DUTY CYCLE CORRECTION CIRCUIT

Field of Invention

5 The present invention relates to a semiconductor device; and, more particularly, to an analog delay locked loop (DLL) device having a duty cycle correction (DCC) circuit.

Description of Prior Art

10

A synchronous semiconductor memory device which is operated synchronizing with an external clock signal receives the external clock signal and uses an internal clock signal generated from the received external clock signal. However, 15 the internal clock signal is delayed in comparison with the external clock signal because of passing through internal circuits included in the synchronous semiconductor memory device. The delayed internal clock signal causes low performance of the synchronous semiconductor memory device.

20

Therefore, the synchronous semiconductor memory device should be provided with an apparatus for synchronizing the internal clock signal with the external clock signal.

25

Generally, a delay locked loop (DLL) device or a phase locked loop (PLL) device is provided for that purpose. The DLL device, however, has the advantage of low noise over the PLL device. Therefore, the DLL device is generally adopted for the synchronous semiconductor memory device.

In addition, the DLL device has three different types, i.e., an analog DLL device, a digital DLL device and a register controlled DLL device.

Meanwhile, it's very important to maintain a 50% duty cycle ratio of the internal clock signal in such as a synchronous semiconductor memory device that performs data access at both of a rising edge and a falling edge of the internal clock signal.

Therefore, a duty cycle correction (DCC) circuit is provided for the DLL device for correcting a duty cycle ratio.

Fig. 1 is a block diagram showing a DCC circuit included in a conventional DLL device.

As shown, a DCC circuit 110 receives an internal clock signal ICLK to output a DLL clock signal DLL_CLK, wherein the internal clock signal ICLK is generated from an external clock signal CLK by synchronizing a rising edge of the internal clock signal ICLK with that of the external clock signal CLK. Also, the DCC circuit 110 receives the feed-backed DLL clock signal DLL_CLK to correct a duty cycle ratio of the DLL clock signal DLL_CLK.

Fig. 2 is a circuit diagram showing the DCC circuit 110 shown in Fig. 1.

As shown, the DCC circuit 110 includes a differential amplifier unit 112, a buffer 114, a charge pump 116 and a capacitor C.

The differential amplifier unit 112 receives the internal clock signal ICLK and a reference voltage Vref as

input signals. The buffer 114 is for buffering an outputted signal from the differential amplifier unit 112 and for outputting the buffered signal as the DLL clock signal DLL_CLK. The charge pump 116 performs charge pumping operation receiving the DLL clock signal DLL_CLK. The capacitor C is connected to an output of the charge pump 116.

The DCC circuit 110 shown in Fig. 2 performs a duty cycle correction operation based on the fact that a current difference between a current flown at a logic 'HIGH' level period and a current flown at a logic 'LOW' level period becomes 0 in case of a clock signal having a 50% duty cycle ratio.

The charge pump 116 pumps a charge to the capacitor C in response to the DLL clock signal DLL_CLK. The pumped charge is stored in the capacitor C. Then, the stored charge in the capacitor C is feed-backed to the differential amplifier unit 112 as the form of the reference voltage Vref.

Thereafter, the differential amplifier unit 112 controls a common mode level of the buffer 114 to correct the duty cycle ratio depending on the reference voltage Vref.

However, in this duty cycle correction operation, the initial time for locking the DLL is increased in proportion to duty compensating quantity because of a feed-back method, wherein the feed-back method means that the duty cycle correction operation is performed by feed-backing the stored charge on the capacitor C to the differential amplifier unit 112 until the DLL is locked. Moreover, in the duty cycle

correction operation, since the common mode level is limited, the DLL device can correct limited duty error.

Summary of Invention

5

It is, therefore, an object of the present invention to provide a delay locked loop (DLL) device which can correct a wide range of a duty error and reduce an initial time for locking the DLL.

10

In accordance with an aspect of the present invention, there is provided a first block for receiving an internal clock signal and a reference clock signal to generate normal multi phase clock signal pairs and dummy multi phase clock signal pairs; and a second block for receiving the reference clock signal to generate a delay locked internal clock signal having a corrected duty cycle based on the normal multi phase clock signal pairs and the dummy multi phase clock signal pairs.

15

Brief Description of the Drawings

20

The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments taken in conjunction with the accompanying drawings, in which:

25

Fig. 1 is a block diagram showing a DCC circuit included in a conventional DLL device;

Fig. 2 is a circuit diagram showing the DCC circuit shown in Fig. 1;

Fig. 3 is a block diagram showing an analog DLL device in accordance with an embodiment of the present invention;

5 Fig. 4 is a circuit diagram showing a reference delay line shown in Fig. 3;

Figs. 5A and 5B are timing diagrams depicting a normal multi phase clock signal pairs and a dummy multi phase clock signal pairs outputted from the reference delay line;

10 Fig. 6 is a block diagram showing a clock interface shown in Fig. 3;

Fig. 7 is a circuit diagram showing an embodiment of a first $i:1$ multiplexer shown in Fig. 6;

15 Fig. 8 is a circuit diagram showing an embodiment of a phase mixer shown in Fig. 6;

Fig. 9 is a circuit diagram showing a duty correction amplifier shown in Fig. 3; and

Figs. 10A and 10B show an external clock signal having different duty cycle ratio.

20

Detailed Description of Invention

Hereinafter, an analog delay locked loop (DLL) device in accordance with the present invention will be described in
25 detail referring to the accompanying drawings.

Fig. 3 is a block diagram showing an analog DLL device in accordance with an embodiment of the present invention.

As shown, the analog DLL device includes a clock buffer 300, a reference delay line 310, a reference controller 315, a clock interface 320, a fine delay line 350, a differential amplifier 352, a duty correction amplifier 360, a delay model 354, a fine controller 356 and a finite state machine FSM 370.

The clock buffer 300 receives an external clock signal pair CLK and /CLK in order to output an internal clock signal pair PH<0> and /PH<0> and a reference clock signal REF_CLK. The reference clock signal REF_CLK and the internal clock signal PH<0> are the same, i.e., thereby the reference clock signal REF_CLK can be substituted by the internal clock signal PH<0>.

The reference delay line 310 receives the internal clock signal pair PH<0> and /PH<0> to output normal multi phase clock signal pairs PH<1> and /PH<1>, PH<2> and /PH<2>, ... , PH<i> and /PH<i>; and dummy multi phase clock signal pairs PHD<1> and /PHD<1>, PHD<2> and /PHD<2>, ... , PHD<i> and /PHD<i>. The reference controller 315 controls the reference delay line 310 for the reference clock signal REF_CLK and the normal multi clock signal /PH<i> to have the same phase by comparing the phases of the REF_CLK with the /PH<i>.

Herein, the notation 'PH<1:i>' means PH<1>, PH<2>, ... , PH<i>. The i is a natural number, more exactly, a natural number larger than 1. The number of i is determined by a total number of differential delay cells included in delay lines of the reference delay line 310. For example, PH<1:2> means PH<1> and PH<2>. In addition, the word 'pair' is used

for referring a signal and its inverted signal, e.g., 'a pair PH<1> and /PH<1>' means 'PH<1> and its inverted signal /PH<1>', 'pairs PH<1:2> and /PH<1:2>' means 'a pair PH<1> and /PH<1>, and a pair PH<2> and /PH<2>'. When only the 'PH<1>' is
5 referred, the 'pair' is omitted, e. g., 'normal multi phase clock signals PH<1:i>'. The 'multi' is used when the number of referred signals is more than 1 or the number of referred signal pairs is more than 1, if not, the 'multi' is omitted. For example, 'normal multi phase signals PH<1:i>' , 'normal
10 phase signal PH<1>'.

The clock interface 320 is for performing a duty cycle correction by mixing phases of a selected pair of the normal multi phase clock signal pairs with phases of a selected pair of the dummy multi phase clock signal pairs. For example, by
15 mixing phases of 'a pair PH<3> and /PH<3>' with phases of 'a pair PHD<3> and /PHD<3>', i.e., by mixing phase of the PH<3> with phase of the PHD<3> and by mixing phase of the /PH<3> with phase of the /PHD<3>.

The outputted mixed differential clock signal pair
20 MIX_CLK and /MIX_CLK from the clock interface 320 is inputted to the fine delay line 350. The differential amplifier 352 is for generating a DLL clock signal DLL_CLK by amplifying outputs of the fine delay line 350. The delay model 354 is for modeling a delaying quantity and outputs a feed-backed
25 clock signal FB_CLK.

The fine controller 356 controls the fine delay line 350 by comparing the feed-backed clock signal FB_CLK with the

reference clock signal REF_CLK. The finite state machine FSM is for controlling the whole DLL receiving the reference clock signal REF_CLK and the feed-backed clock signal FB_CLK.

The duty correction amplifier 360 is for supporting the
5 clock interface to correct duty cycle ratio receiving outputs from the fine delay line 350.

Meanwhile, the reference controller 315 includes a phase detector, a charge pump and a loop filter (not shown) - those are generally included in a DLL device - and controls the
10 reference delay line 310 by using a voltage V_c charged in a capacitor in the loop filter. The fine controller 356 has almost same structure as that of the reference controller 315.

Fig. 4 is a circuit diagram showing the reference delay line 310.

15 As shown, the reference delay line 310 includes a normal delay line 312 and a dummy delay line 314.

The normal delay line 312 is provided with i differential delay cells - NDEL1, NDEL2, ..., NDELi - receiving the internal clock signal pair PH<0> and /PH<0>.

20 The dummy delay line 314 is provided with i differential delay cells - DDEL1, DDEL2, ..., DDELi - receiving outputted signal pair PH< i > and /PH< i > from the normal delay line 312.

Herein, the normal phase clock signal pair PH< k > and /PH< k > is outputted from the NDEL k , wherein the ' k ' is a
25 natural number and $1 \leq k \leq i$.

Each of the differential delay cells included in the normal delay line 312 and the dummy delay line 314 is

controlled by the voltage V_c charged on the capacitor in the loop filter, thereby the whole delaying quantity of the reference delay line 310 is controlled.

Meanwhile, the fine delay line 350 is embodied by using
5 differential delay cells like the reference delay line 310.

Fig. 5A is a timing diagram showing the normal multi phase clock signal pairs $PH<1>$ and $/PH<1>$, $PH<2>$ and $/PH<2>$, ... , $PH<i>$ and $/PH<i>$ and the dummy multi phase clock signal pairs $PHD<1>$ and $/PHD<1>$, $PHD<2>$ and $/PHD<2>$, ... ,
10 $PHD<i>$ and $/PHD<i>$ outputted from the reference delay line 310.

In this case, a duty cycle ratio of the external clock signal pair CLK and $/CLK$ is 50%.

The internal clock signal pair $PH<0>$ and $/PH<0>$ passes through the i differential delay cells $NDEL1 \sim NDELi$, and the
15 $NDELk$ of the differential delay cells outputs the normal multi phase clock signal pair $PH<k>$ and $/PH<k>$ delaying the internal clock signal pair $PH<0>$ and $/PH<0>$, wherein k is a natural number and $1 \leq k \leq i$.

Thereafter, the outputted signal pair $PH<i>$ and $/PH<i>$
20 from the $NDELi$ is cross inputted to the dummy delay line 314 and passes through the i differential delay cells $DDEL1$ to $DDELi$, and each of the differential delay cells outputs the normal multi phase clock signal pairs $PHD<1:i>$ and $/PHD<1:i>$ delaying the internal clock signal pair $PH<i>$ and $/PH<i>$.

25 The phase detector included in the reference controller 315 compares a phase of the reference clock signal REF_CLK with a phase of the normal multi phase clock signal $/PH<i>$.

Therefore, if delay locked, the internal clock signal PH<0> is synchronized with the normal phase clock signal /PH<i>. And, there is a phase difference of 180° between the internal clock signal PH<0> with the normal phase clock signal PH<i>. There is also a phase difference of 180° between the normal phase clock signal PH<i> with the normal dummy phase clock signal PHD<i>. Therefore, the normal multi phase signals PH<1:i> and the dummy multi phase signals PHD<1:i> have a phase difference of from 0° to 360°.

Herein, since the duty cycle ratio of the external clock signal pair CLK and /CLK is 50%, a falling edge of the reference clock signal REF_CLK synchronizes with a falling edge of the multi phase clock signal /PH<i>.

Fig. 5B is a timing diagram showing the normal multi phase clock signal pairs and the dummy multi phase clock signal pairs outputted from the reference delay line 310; herein, a duty cycle ratio of the external clock signal pair CLK and /CLK is not 50% and it is assumed that a logic 'HIGH' level period is longer than a logic 'LOW' level period within one clock cycle, i.e., the duty cycle ratio is more than 50%.

In this case, if delay locked, the reference clock signal REF_CLK is synchronized with the normal multi phase clock signal /PH<i>. However, a falling edge of the reference clock signal is not synchronized with a falling edge of the multi phase clock signal /PH<i> since the duty ratio of the external clock signal pair CLK and /CLK is not 50%. Therefore, there exists a phase difference of 'DE' between the falling

edge of reference clock signal REF_CLK and the normal phase clock signal /PH<i>. This phase error, i.e., 'DE' is twice as the duty error of the external clock signal CLK or /CLK.

Fig. 6 is a block diagram showing the clock interface
5 320.

As shown, the clock interface 320 includes a 4-phase multiplexer 330 and a phase mixer 340.

The 4-phase multiplexer 330 has a first i:1 multiplexer 332, a second i:1 multiplexer 334, a first 2:1 multiplexer 336
10 and a second 2:1 multiplexer 338.

A first main input terminal IN<1:i> and a first sub input terminal /IN<1:i> of the first i:1 multiplexer 332 receives the normal multi phase clock signal pairs PH<1:i> and /PH<1:i> respectively, then, the first i:1 multiplexer 332
15 selects one of the inputted signal pairs and outputs the selected signal pair. Herein, this operation is controlled by a phase selection signal PH_SEL<1:i> outputted by the finite state machine FSM 370.

A second main input terminal IN<1:i> and a second sub input terminal /IN<1:i> of the second i:1 multiplexer 334
20 receives the dummy multi phase clock signal pairs PHD<1:i> and /PHD<1:i> respectively, then, the i:1 multiplexer 334 selects one of the inputted signal pairs and outputs the selected signal pair. Herein, this operation is controlled by the
25 phase selection signal PH_SEL<1:i> outputted by the finite state machine FSM 370.

A third and fourth main input terminals IN<1> and IN<2>;

and a third and fourth sub input terminals /IN<1> and /IN<2> of the first 2:1 multiplexer 336 receive the outputted signals from the first i:1 multiplexer 332 and output those received signals selectively controlled by even and odd selection
5 signals SEL_EVEN and SEL_ODD outputted from the finite state machine FSM 370.

A fifth and sixth main input terminals IN<1> and IN<2>; and a fifth and sixth sub input terminals /IN<1> and /IN<2> of the second 2:1 multiplexer 338 receive the outputted signals
10 from the second i:1 multiplexer 334 and output those received signals selectively controlled by the even and odd selection signals SEL_EVEN and SEL_ODD outputted from the finite state machine FSM 370.

Therefore, the 4-phase multiplexer 334 is for selecting
15 one of the normal multi phase clock signal pairs PH<1> and /PH<1>, PH<2> and /PH<2>, ... , PH<i> and /PH<i> and one of the dummy multi phase clock signal pairs PHD<1> and /PHD<1>, PHD<2> and /PHD<2>, ... , PHD<i> and /PHD<i> outputted from the normal delay line 312 and the dummy delay line 314
20 respectively; then, the selected signals become input signals, i.e., a normal differential clock signal pair MIXIN and /MIXIN, a dummy differential clock signal pair MIXIND and /MIXIND for the phase mixer 340.

Thereafter, the phase mixer 340 phase mixes the normal
25 differential clock signal pair MIXIN and /MIXIN each other; and also phase mix the dummy differential clock signal pair MIXIND and /MIXIND each other, then, outputs a mixed signal

pair, i.e., a mixed differential clock signal pair MIX_CLK and /MIX_CLK. Herein, a phase mixing is operated so that a phase of the MIX_CLK is in the middle of phases of the MIXIN and the /MIXIN, and a phase of the /MIX_CLK is in the middle of the phases of the MIXIND and the /MIXIND. The phase mixer 340 is controlled by a first duty control voltage DCC_VCTRL and a second duty control voltage /DCC_VCTRL outputted by the duty correction amplifier 360.

Fig. 7 is a circuit diagram showing an embodiment for the first i:1 multiplexer 332.

As shown, the first i:1 multiplexer 332 includes a first PMOS load unit 331 and i number of unit selectors, wherein, each structure of the unit selectors is the same and the structure is described below referring to the first unit selector 333.

The first PMOS load unit 331 is connected to outputs of the i number of unit selectors.

The first unit selector 333 is provided with a first NMOS transistor M1, a second NMOS transistor M2, a third NMOS transistor M3, a fourth NMOS transistor M4 and a fifth NMOS transistor M5.

A gate of the first NMOS transistor M1 is connected to a bias voltage VBIAS, and the first NMOS transistor M1 operates as a main current source. Gates of the second and third transistors M2 and M3 are connected to the main input terminal IN<1> and the sub input terminal /IN<1> respectively. Sources of the M2 and the M3 are connected to a drain of the M1. The

fourth and fifth NOMS transistors M4 and M5 are connected between output terminals and the M2 and M3. Gates of the M4 and M5 are connected to the phase selection signal PH_SEL<1>. Herein, the main input terminal IN<1> and the sub input
5 terminal /IN<1> receives the normal multi phase clock signals PH<1> and /PH<1> respectively.

Meanwhile, structures of the other unit selectors are the same as the structure of the first unit selector 333 described above. The second i:1 multiplexer 334 can be
10 embodied like the first second i:1 multiplexer 332 described above.

Fig. 8 is a circuit diagram showing an embodiment for the phase mixer 340 shown in Fig. 6.

As shown, the phase mixer 340 includes a first source-
15 coupled pair 342, a second source-coupled pair 343, a second PMOS load unit 341, a differential amplifying unit 344 and a bias controller 345.

The first source-coupled pair 342 is biased by a fixed bias voltage VFBIAS and receives the normal differential clock
20 signal pair MIXIN and /MIXIN. The second source-coupled pair 343 is biased by the fixed bias voltage VFBIAS and receives the normal differential clock signal pair MIXIN and /MIXIN. The second PMOS load unit 341 is connected to the first and second source-coupled pairs 342 and 343. The second PMOS load
25 unit 341, the first and second source-coupled pairs 342 and 343 form a differential amplifier.

The differential amplifying unit 344 is biased by the

fixed bias voltage VFBIAS and receives the first and second duty control voltages DCC_VCTRL and /DCC_VCTRL. The bias controller 345 mirrors a first differential current IA and a second differential current IB of the differential amplifying unit 344 in order to control a sink current of the first and second source-coupled pairs 342 and 343 depending on the duty cycle ratio of the external clock signal pair CLK and /CLK.

The first source-coupled pair 342 is provided with an eleventh NMOS transistor M11, a twelfth NMOS transistor M12 and a thirteenth NMOS transistor M13.

A gate of the thirteenth NMOS transistor M13 is connected to the fixed bias voltage VFBIAS, and the M13 operates as a current source. The eleventh and twelfth NMOS transistors M11 and M12 receive the normal differential clock signal pair MIXIN and /MIXIN respectively.

A gate of the seventeenth NMOS transistor M17 is connected to the fixed bias voltage VFBIAS, and the M17 operates as a current source. The fifteenth and sixteenth NMOS transistors M15 and M16 receive the dummy differential clock signal pair MIXIND and /MIXIND respectively.

The differential amplifying unit 344 is provided with a twenty third NMOS transistor M23, a twenty fourth NMOS transistor M24, a twenty fifth NMOS transistor M25, and first diode coupled PMOS transistors, i.e., a nineteenth PMOS transistor M19 and a twenty first PMOS transistor M21.

A gate of the twenty fifth NMOS transistor M25 is connected to the fixed bias voltage VFBIAS, and the M25

operates as a current source. The twenty third and twenty fourth NMOS transistors M23 and M24 are connected to a source of the twenty fifth NMOS transistor M25, and receive the first and second duty control voltages DCC_VCTRL and /DCC_VCTRL
5 respectively. The diode coupled PMOS transistors are connected to the twenty third and twenty fourth NMOS transistors M23 and M24 respectively.

The bias controller 345 is provided with a twentieth PMOS transistor M20, a twenty second PMOS transistor M22, a
10 bias switch 346, a fourteenth NMOS transistor M14, an eighteenth NMOS transistor M18 and second diode coupled NMOS transistors, i.e., a twenty sixth NMOS transistor M26 and a twenty seventh NMOS transistor M27.

The twentieth PMOS transistor M20 and the twenty second
15 PMOS transistor M22 is for mirroring a first current IA and a second current IB flown in the differential amplifier unit 344.

The twenty sixth NMOS transistor M26 and the twenty seventh NMOS transistor M27 are operated as a current sink for a first mirrored current IA and a second mirrored current IB
20 flown in the bias controller 345.

The fourteenth NMOS transistor M14 is parallel connected to a source of the thirteenth NMOS transistor M13. The eighteenth NMOS transistor M18 is parallel connected to a source of the seventeenth NMOS transistor M17. Herein, each
25 of the M14 and the M17 operates as a current source. The bias switch 346 has four terminals, i.e., a first terminal A, a second terminal B, a third terminal C and a fourth terminal D.

The first, second, third and fourth terminals A, B, C and D are connected to the gate of the fourteenth NMOS transistor M14, the gate of the eighteenth NMOS transistor M18, the gate of the twenty sixth NMOS transistor M26 and the gate of the
5 twenty seventh NMOS transistor M27 respectively.

Fig. 9 is a circuit diagram showing the duty correction amplifier 360.

As shown, the duty correction amplifier 360 includes a second differential amplifying unit 360, a first current
10 mirroring unit 364, a second current mirroring unit 365, a first cascade load 368, a second cascade load 369, a first capacitor C1 and a second capacitor C2.

The differential clock signal pair ICLK and /ICLK outputted from the fine delay line 350 is inputted to the
15 second differential amplifying unit 362 are. The first current mirroring unit 364 is for mirroring a current which flows on a sub output terminal of the second differential amplifying unit 362. The second current mirroring unit 365 is for mirroring a current which flows on a main output terminal
20 of the second differential amplifying unit 362. Each of the first and second cascade loads 368 and 369 is connected to each of the first and second current mirroring units 364 and 365. The first and second capacitors C1 and C2 charge outputted current from the first and second mirroring units
25 364 and 365 respectively for generating the first and second duty control voltages DCC_VCTRL and /DCC_VCTRL.

The second differential amplifying unit 362 is provided

with a current source, a thirty seventh NMOS transistor M37, a thirty eighth NMOS transistor M38 and third diode coupled PMOS transistors, i.e., a thirty third PMOS transistor M33 and a thirty fourth PMOS transistor M34.

5 The current source generates a total current I_{TOT} to be traded off with capacitances of the first and second capacitors C1 and C2.

10 The thirty seventh and thirty eighth NMOS transistors M37 and M38 are connected between the third diode coupled PMOS transistors and the current source, and receive the internal clock signal pair ICLK and /ICLK respectively from the fine delay line 350. The thirty third PMOS transistor M33 is connected between a supplying voltage VDD and the thirty seventh NMOS transistor M37, the thirty fourth PMOS transistor
15 M34 is connected between the supplying voltage VDD and the thirty eighth NMOS transistor M38. Herein, the thirty third PMOS transistor M33 and the thirty fourth PMOS transistor M34 operate as a load.

20 The first current mirroring unit 364 is provided with a thirty first PMOS transistor M31 and a thirty second PMOS transistor M32. The thirty first PMOS transistor M31 is connected between the supplying voltage VDD and the first cascade load 368, and the gate of the thirty first PMOS transistor M31 receives a sub output signal from the second
25 differential amplifying unit 360. The thirty second PMOS transistor M32 is connected between the supplying voltage VDD and the second cascade load 369, and the gate of the M32

receives the sub output signal from the second differential amplifying unit 360.

The second current mirroring unit 365 is provided with a thirty fifth PMOS transistor M35 and a thirty sixth PMOS transistor M36. The thirty fifth PMOS transistor M35 is connected between the supplying voltage VDD and the first cascade load 368, and the gate of the M35 receives a main output signal from the second differential amplifying unit 360. The thirty sixth PMOS transistor M36 is connected between the supplying voltage VDD and the second cascade load 369, and the gate of the M36 receives the main output signal from the second differential amplifying unit 360.

The first capacitor C1 is connected between a first point of contact and a ground voltage VSS, wherein the first point of contact is a contacting point between the thirty first PMOS transistor M31 and the first cascade load 368.

The second capacitor C2 is connected between a second point of contact and the ground voltage VSS, wherein the second point of contact is a contacting point between the thirty sixth PMOS transistor M36 and the second cascade load 368.

Herein, each of the first and second capacitors C1 and C2 has the same capacitance.

The preferred embodiment shown in Fig. 3 in accordance with the present invention is described below referring to Figs. 3 ~ 9.

The clock buffer 300 generates the internal clock signal

pair PH<0> and /PH<0> and the reference clock signal REF_CLK by buffering the external clock signal pair CLK and /CLK. The reference delay line 310 receives the internal clock signal pair PH<0> and /PH<0> to output the normal multi phase clock signal pairs PH<1> and /PH<1>, PH<2> and /PH<2>, ... , PH<i> and /PH<i>; and the dummy multi phase clock signal pairs PHD<1> and /PHD<1>, PHD<2> and /PHD<2>, ... , PHD<i> and /PHD<i>.

Thereafter, the phase detector included in the reference controller 315 compares the phase of the reference clock signal REF_CLK with the phase of the normal phase clock signal /PH<i>, then, depending on the comparing result, the control voltage Vc is generated by the charge pump included in the reference controller 315. The control voltage Vc controls delaying quantity of each of the delay cells included in the normal delay line 312 and the dummy delay line 314. This operation is performed continuously until delay locked, i.e., until the reference clock signal REF_CLK is synchronized with the normal phase clock signal /PH<i>.

Thereafter, the finite state machine FSM 370 controls the clock interface 320 to transfer the normal multi phase clock signal pairs PH<1> and /PH<1>, PH<2> and /PH<2>, ... , PH<i> and /PH<i> to the fine delay line 350 sequentially; at the same time, the FSM 370 controls the clock interface 320 to transfer the dummy multi phase clock signal pairs PHD<1> and /PHD<1>, PHD<2> and /PHD<2>, ... , PHD<i> and /PHD<i> to the fine delay line 350 sequentially.

Then, the reference controller 315 compares the phase of the reference clock signal REF_CLK with that of the normal phase clock signal /PH<i>. Depending on the comparing result, the reference controller 315 adjusts the voltage Vc to control
5 a delay quantity of the i differential delay cells.

The operation described above is performed continuously until the delay quantity of the i differential delay cells is locked, i.e., until the reference clock signal REF_CLK is synchronized with the normal phase clock signal /PH<i>.

10 Thereafter, if the delay quantity is locked, the finite state machine FSM 370 controls the clock interface 320 to transfer the normal multi phase clock signal pairs PH<1> and /PH<1>, PH<2> and /PH<2>, ... , PH<i> and /PH<i> to the fine delay line 350 sequentially; at the same time, the FSM 370
15 controls the clock interface 320 to transfer the dummy multi phase clock signal pairs PHD<1> and /PHD<1>, PHD<2> and /PHD<2>, ... , PHD<i> and /PHD<i> to the fine delay line 350 sequentially.

20 Then, the transferred normal multi phase clock signal pairs and dummy multi phase clock signal pairs are passed through the delay model 354 and inputted to the finite state machine FSM 370.

25 The finite state machine FSM 370 determines which of the clock pairs is the most synchronized with the reference clock signal REF_CLK. Then, the finite state machine FSM 370 controls the clock interface 320 to select and output the determined clock pairs.

Referring to Fig. 8, since the duty correction amplifier 360 is not operated at initial state, the fourteenth and eighteenth NMOS transistors M14 and M18 connected to the first and second source-coupled pairs 342 and 343 respectively are disabled. Therefore, the first and second source-coupled pairs 342 and 343 generate the mixed clock signal pair MIX_CLK and /MIX_CLK having almost 50% duty cycle ratio by mixing the normal differential clock signal pair MIXIN and /MIXIN each other and by mixing the dummy differential clock signal pair MIXIND and /MIXIND each other. Then, the mixed clock signal pair MIX_CLK and /MIX_CLK are outputted as the differential clock signal pair ICLK and /ICLK.

However, in case that a duty cycle error of the external clock signal pair CLK and /CLK is increased, since a gap between the normal differential clock signal pair MIXIN and /MIXIN is narrowed and a gap between the dummy differential clock signal pair MIX_CLK and /MIX_CLK is also narrowed, there still exists a small duty error.

Therefore, the analog DLL is provided with the duty correction amplifier 360. That is, the first and second duty control voltages DCC_VCTRL and /DCC_VCTRL outputted from the duty correction amplifier 360 control a bias voltage in the first and second source-coupled pair 342 and 343, to thereby erase a small duty cycle error.

Referring to Fig. 9, if the differential clock signal pair ICLK and /ICLK is inputted to the second differential amplifying unit 362, there flows a third current IX

corresponded to a logic 'HIGH' level period of the differential clock signal ICLK, there also flows a fourth current IY corresponded to a logic 'LOW' level period of the differential clock signal /ICLK. The third current IX is
5 mirrored by the first current mirroring unit 364 to charge a current valued $k(IX-IY)$ to the first capacitor C1. The fourth current IY is mirrored by the second mirroring unit 365 to charge a current valued $k(IY-IX)$ to the second capacitor C2. Herein, the k is a constant value corresponding to a gain of
10 the second differential amplifying unit 362.

If the differential clock signal pair ICLK and /ICLK has a 50% duty cycle ratio, the same current is charged in the first and second capacitor C1 and C2, and thereby each of the first and second duty control voltages DCC_VCTRL and
15 /DCC_VCTRL has the same voltage value. However, if the differential clock signal pair ICLK and /ICLK has a small duty cycle error, each of the first and second duty control voltages DCC_VCTRL and /DCC_VCTRL has a different voltage value.

20 Referring to Fig. 8, the first and second duty control voltages DCC_VCTRL and /DCC_VCTRL determine current values of the first and second differential currents IA and IB. The first and second differential currents IA and IB are mirrored into the bias controller 345 as the first mirrored current IA
25 and the second mirrored current IB in the bias controller 345. The first and second mirrored currents IA and IB determine voltage values of the third bias terminal C and the fourth

bias terminal D of the bias switch 346. The bias switch 346 selectively connects the third and fourth bias terminals C and D to the first and the second bias terminals A and B depending on the bias selection signal.

5 The bias selection signal SEL_BIAS is determined by the duty cycle ratio of the external clock signal pair CLK and /CLK. Depending on the bias selection signal SEL_BIAS, the first and second bias terminals A and B are differently connected to the third and fourth bias terminals C and D,
10 thereby in order to controls a bias of the fourteenth and eighteenth NMOS transistor M14 and M18 connected to the first and second source-coupled pairs 342 and 343 respectively.

Figs. 10A and 10B show the external clock signal CLK having different duty cycle ratio.

15 An operation of the bias switch 346 is described below referring Figs. 10A and 10B.

The duty cycle ratio of the external clock signal CLK shown in Figs. 10A is bigger than 50%.

20 In this case, as shown in (A) of Fig. 10A, if a falling edge of the normal differential clock signal MIXIN lags behind that of the dummy differential clock signal MIXIND, the bias switch 346 connects the first bias terminal A to the third bias terminal C and also connects the second bias terminal B to the fourth bias terminal D.

25 On the other hand, as shown in (B) of Fig. 10A, if the falling edge of the normal differential clock signal MIXIN leads that of the dummy differential clock signal MIXIND, the

bias switch 346 connects the first bias terminal A to the fourth bias terminal D and also connects the second bias terminal B to the third bias terminal C.

5 The duty cycle ratio of the external clock signal CLK shown in Figs. 10B is smaller than 50%.

In this case, if the falling edge of the normal differential clock signal MIXIN lags behind that of the dummy differential clock signal MIXIND as shown in (A) of Fig. 10B, the bias switch 346 connects the first bias terminal A to the
10 fourth bias terminal D and also connects the second bias terminal B to the third bias terminal C.

On the other hand, if the falling edge of the normal differential clock signal MIXIN leads that of the dummy differential clock signal MIXIND as shown in (B) of Fig. 10B,
15 the bias switch 346 connects the first bias terminal A to the third bias terminal C and also connects the second bias terminal B to the fourth bias terminal D.

While the present invention has been described with respect to the particular embodiments, it will be apparent to
20 those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.